

AD-A051 364

NAVY ELECTRONICS LAB SAN DIEGO CALIF
AN AUTOMATIC RECYCLING MULTIPLE SAMPLER. (U)
AUG 55 E C WESTERFIELD
NEL-TM-132

F/G 17/1

UNCLASSIFIED

NL

1 OF 1
AD
A051 364



END
DATE
FILMED
4-78
DDC

4042
Good.
B5

AD A051364

14

NEL-TM-132

Project 3
NE 051247
SUBTASK 15
PROBLEM NEL NL-1b

1

technical memorandum no. TM-132

11 17 Aug 55
Date

12 7p.

9 Technical memo.

6

AN AUTOMATIC RECYCLING MULTIPLE SAMPLER.
Title

10

E. C. Westerfield
author

2234
code

132

AD NO.
DDC FILE COPY

COPY AVAILABLE TO DDC DOES NOT
PERMIT FULLY LEGIBLE PRODUCTION

DDC
RECEIVED
MAR 16 1978
A

U.S. Navy Electronics Laboratory, San Diego 52, California

DISTRIBUTION STATEMENT A
Approved for public release;
Distribution Unlimited

44-13

253 550

7
Jul

Foreword

This memorandum covers only a small phase of the problem of instrumentation for signal enhancement research and has been prepared primarily for internal distribution to aid others at NEL who may be interested in related problems. Only a limited distribution outside of the Laboratory is contemplated. Work to June 1955 is covered.

ADDITIONAL TO	
NTIS	WFO Section <input checked="" type="checkbox"/>
REC	Dist Section <input type="checkbox"/>
TRANSDUCER	<input type="checkbox"/>
JUSTIFICATION	
<i>per ltr on file</i>	
BY	
DISTRIBUTION/AVAILABILITY CODES	
Dist.	AVAIL. and/or SPECIAL
A	23 E.S.

AN AUTOMATIC RECYCLING MULTIPLE SAMPLER

by

E. C. Westerfield

Introduction

→ In many problems in communication or data analysis some type of speed-up of signal processing is desirable. This speed-up may be accomplished by multiple-processing devices where several processing units are operated in parallel or by signal speed-up devices in which the information bearing signal is sped-up so that the multiple-processing operations can be carried out serially by a single processing unit. The speed-up might also be accomplished by a combination of signal speed-up and multiple-processing devices. A delay line memory using a quartz ultrasonic delay line provides one means of accomplishing the signal speed-up.¹ In this device,

1. MFL Progress Report, Jan-March 1954, pp. 17-22.

known as the DELTIC (Delay Line Time Compressor), successive samples of the signal are fed into the delay line after the previous sample has passed through and been recycled into the delay line a second time. The samples in the output of the delay line are thus in correct sequential order but are compressed in time by a factor depending on the relation between the sampling period and the delay time of the memory unit.

→ The purpose of the present paper is to describe a similar device in which a binary shift register is used for the memory unit.

Description of the Automatic Recycling Multiple Sampler

As may be seen from the block diagram, Figure 1, the circuitry of the Automatic Recycling Multiple Sampler is relatively simple.




Figure 1. Block Diagram of Automatic Recycling Multiple Sampler.

The functions of the limiter, sampler and selector may be combined into a single unit. They are separated in the block diagram to simplify the discussion of the operation. The pulse frequency divider may be any unit, such as a preset counter for example, which will recycle and emit a pulse after receiving a predetermined number N of pulses from the master pulse generator. The binary shift register for example may have $R = N - 1$ stages for one mode of operation. The sampler and selector are driven by the pulse frequency divider at the rate (ϕ/N) pps, while the binary shift register is driven by the master pulse generator at the rate of ϕ pps. Additional pulse shaping, impedance matching, and power amplifier units may be necessary to make the pulses from the pulse generator operate the sampler, selector and shift register

reliably but these may be considered as incorporated in either the driving or the driven units, so no special blocks are required for these functions in the block diagram.

Operation of the Automatic Recycling Multiple Sampler

With $R = N - 1$ stages in the binary shift register the Automatic Recycling Multiple Sampler operates in a manner similar to that described for the DELTIC. A limiter is indicated on the input to the sampler to insure binary type samples. With the pulse frequency divider set to recycle and emit a pulse on the N th count from the master pulse generator each time, the selector will accept $N - 1$ samples from the output of the binary shift register and recycle them into the shift register. The N th sample from the output of the shift register will be rejected however and a sample from the sampler will be substituted. $N - 1$ counts later this sample will be recycled into the shift register and on the next count a new sample from the sampler will be fed into the shift register, etc. After $NR = N(N - 1)$ counts the shift register will be filled with consecutive samples from the input signal but the interval between successive samples on the output of the shift register will be less than that on the original signal by a factor of $1/N$. It follows that all frequencies less than $\phi/2N$ will have been increased by a factor N . This sped-up output of the shift register is repeated each time the shift register recycles, the only change being that the oldest sample is dropped each time and a new sample added so that during any recycling period the output of the shift register consists of the $N - 1$ most recently received samples

of the incoming signal.

Other modes of operation are possible with the Automatic Recycling Multiple Sampler. For example, if $R = N + 1$ stages are used in the shift register the output will be sped-up in the ratio N to 1 but the samples will be inverted in order so that the signal will be effectively reversed in time. Or, as another mode of operation the shift register could contain $R = 2N - 1$ stages. This mode of operation would separate the odd from the even numbered samples so that the latest $N - 1$ odd numbered samples would appear on the output followed by the latest $N - 1$ even numbered samples, etc. One might also take $R = (N - 1)/M$, that is $N = MR + 1$, where R as before is the number of stages in the shift register and M is an integer. For this last mode of operation the shift register would recycle repeating its output (a sequence of the R latest samples) M times before the selector dropped the oldest sample and added a new one. It would then repeat the new sequence M times, etc. With $N = MR - 1$ the samples would be recycled through the shift register in inverse order M times before the selector dropped the oldest sample and added a new one.

Discussion

The chief advantage of the ARMS over the DELTIC unit is perhaps the absolute lock in synchronization which is possible in the shift register type of time delay unit. With the pulse frequency divider set to recycle on a count of N , ϕ may be varied over a fairly wide range without upsetting the operation of the ARMS unit. There is also the possibility of utilizing this feature to lock the ARMS unit in synchronization with

the other associated equipment. With the units operating properly, fairly wide variations in power supply voltages may occur also without affecting the synchronization.